spice r1 nin nout 1k c1 nout 0 0.1u c2 nout 0 0.001u .verilog branchvs #(1) v1(nin,0); spice