

System-Level Operating Condition Checks: Automated Augmentation of VerilogAMS Models

Georg Gläser*, Martin Grabmann*, Gerrit Kropp* and Andreas Fürtig**

*IMMS Institut für Mikroelektronik- und Mechatronik-Systeme gemeinnützige GmbH Ilmenau, Germany.

Email: {georg.glaeser, martin.grabmann, gerrit.kropp}@imms.de

**Institute for Computer Science, Goethe Universität Frankfurt a. M., Germany.

Email: fuerutig@em.informatik.uni-frankfurt.de

Abstract—Analog/Mixed-Signal (AMS) design and verification strongly relies on more or less abstract models to make extensive simulations feasible. Maintaining consistent behavior between system model and implementation is crucial for a correct verification. This also involves the operating conditions: A faulty model might introduce false-positive verification results despite of e.g. an incorrect supply voltage or missing bias currents. We present an automated workflow for extracting these checks from a transistor-level implementation and transfer it into a given Verilog-AMS model. The correctness of our approach is proved by evaluating the model coverage between the implementation and the model.

OPERATING CONDITIONS ON SYSTEM-LEVEL?!

A very important step in top-level verification is to ensure that each component in the system is in its safe operating area. For instance, a transistor has to be operated in a way that does not cause damage to the specific device. We define the acceptance region of a model as the region in the parameter space where the component complies to its specification [1]. This parameter space comprises every relevant quantity influencing the block's behavior. Hence, the operating condition check on this level has to observe the current environmental parameters and classify whether the current conditions are within the acceptance region. We extract this acceptance region of the transistor-level circuit using the methods shown in [1]. This region is represented using a Support Vector Machine (SVM). This allows the region to be expressed as a decision function that can be also described in Verilog-AMS. For that purpose, we use an automated scheme [2] to automatically create this additional module and insert it into a given Verilog-AMS model. In this way, the operating condition check can be executed from within the simulation enabling the model to react to the current environmental situation.

For checking if the model is currently operating in an acceptance region, we create a Model Safe-Guard Unit (MSU) as shown in Fig 1. This unit comprises three elements. Sensors are used to supply the environmental conditions of the block to the classifier representing the knowledge about the acceptance region of the transistor-level circuit. It is automatically trained with simulation data of the transistor level circuit. The output of the classifier is passed to one or more actuator blocks that are used to react to the current conditions as for instance raising error messages or modifying the models output signals. To generate Verilog-AMS code, we




Fig. 1. Structure of the generated checker module

use a text-templating approach. The generated elements are assembled using a code-rewriting framework as shown in [1]. This framework is also used to integrate the MSU with an existing Verilog-AMS model of the block. Like this, the fully-automated flow is realized. For demonstrating our method, we use a component of a passive HF-RFID communication path simulated in Cadence AMS Designer. To verify if the system is operating properly within the acceptance region, an extensive simulation has to be executed. With our method, we are able to execute this simulation using Verilog-AMS models while still including the knowledge about the acceptance regions and therefore integrated system-level operating condition checks.

ACKNOWLEDGMENT

The methodic work was funded by the BMBF (Federal German Ministry of Education and Research) in the IKT 2020 programme as part of the ANCONA project (funding reference 16ES021). The case study is a result of the ADMONT project which has received funding from the ECSEL Joint Undertaking under grant agreement No 661796, the IMMS sub-project under the reference 16ESE0057. This Joint Undertaking has received support as Innovation Action from the European Union's Horizon 2020 research and innovation programme, the German Federal Ministry of Education and Research (BMBF) and Finland, Sweden, Italy, Austria, Hungary.

REFERENCES

- [1] G. Gläser, H.-S. L. Lee, M. Olbrich, E. Barke, "Knowing your A/MS system's Limit: System Acceptance Region Exploration by using Automated Model Refinement and Accelerated Simulation", Forum on specification & Design Languages, FDL 2016
- [2] G. Gläser, M. Grabmann, G. Kropp, A. Fürtig, "Automated generation of system-level AMS operating condition checks: Your model's insurance policy," 2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Giardini Naxos, 2017