## Detecting Design Flaws using Analog State Space Coverage

Andreas Fürtig and Lars Hedrich Institute for Computer Science, Goethe Universität Frankfurt am Main, Germany Email: {fuertig,hedrich}@em.cs.uni-frankfurt.de

## ABSTRACT

Today, analog circuit design and verification needs sophisticated designers and verification engineers to prevent faulty behaviour and expensive redesigns. While analog designs getting more and more complex, a metric describing the coverage of an analog circuit is needed. Coverage metrics are convenient instruments in the digital design, but lacks in a formal description in the analog design field. An analog coverage metric would help to guide a designer into areas not considered by tests before. One way to archive a high coverage (and therefore a safe implementation) is to run a lot of simulations which does not guarantee to inspect every region of the device under test, but uncovered scenarios could lead to massive problems in the later production of the chip. Our goal is to define a measure to score a given simulation and later on increase the coverage of the overall test scenario. We will show that this is possible in a fast way, without missing possible design flaws at all.

First of all, we will start with a discrete state space of a



Fig. 1: Coverage maximization algorithm based on a discrete state space.

given analog circuit design, which is computed from a transistor netlist with BSIM accuracy, consisting of a set of states and transitions between those states [1]. A transient simulation response is then mapped to the set of states, describing a coverage of the device under test. Since the discrete state space can be stored as a weighted graph structure, an  $A^*$ - search [2] is used to find paths through the graph by avoiding already visited states. These generated paths are used to create new input stimuli for the simulator. The full coverage maximization algorithm is shown in Fig. 1.

Trying to create all stimuli for more and more complex analog circuits is obviously futile and visiting every state of a discrete state space does not make sense at all. Reducing the number of states without increasing the probability to miss a bug is achieved by visiting only important states of the system. To detect these regions, we are segmenting the discrete state space in regions with uniform (linear) behavior which only needs one simulation trajectory through this region to ensure the correctness of the implementation. By contrast, as analog systems also exhibit non-linear parts with high dynamic (such as limited output voltage swings), these regions need to be thoroughly visited under all circumstance as the probability for faulty behavior in these nonlinear regions is much higher than in uniform linear regions. For distinguishing uniform linear



Fig. 2: Results of the state space analysis of a level-shifter circuit: (a) shows the set of reachable states. The border regions (b) and the dynamics (c) based on the eigenvalues of the system (d) are combined to a weight visualized in (e). Yellow points in (f) show interesting points to be covered.

from nonlinear non-uniform regions, the eigenvalues captured in the states of the analog transition system are used (see Fig. 2 and [3]). Based on this informations, the graph of the system is updated, leading in a much more precise path searching algorithm. Experiments shows that similar accuracy can be reached by a significant speed-up compared to the basic algorithm described before and that the methodology can uncover overseen flaws.

## REFERENCES

- S. Steinhorst and L. Hedrich, "Trajectory-directed discrete state space modeling for formal verification of nonlinear analog circuits," in *Proceedings of the International Conference on Computer-Aided Design*, pp. 202–209, ACM, 2012.
- [2] P. E. Hart, N. J. Nilsson, and B. Raphael, "A formal basis for the heuristic determination of minimum cost paths," *IEEE Transactions on Systems, Science, and Cybernetics*, vol. SSC-4, no. 2, pp. 100–107, 1968.
- [3] S. Steinhorst and L. Hedrich, "Advanced methods for equivalence checking of analog circuits with strong nonlinearities," *Formal Methods in System Design*, vol. 36, no. 2, pp. 131–147, 2010.

The authors gratefully acknowledge partial financial support by the project ANCONA by the Federal Ministry of Education and Research (BMBF) under the grant number IKT 2020 16ES0211.